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Alumina is a key material for developing innovative Charge-
Trapping Non-Volatile Memory (CT-NVM) devices. Al2O3 is used 
to implement the top dielectric in TANOS devices [1], and it has 
been proposed as trapping layer [2] and to engineer the tunnel 
dielectric [3]. Despite the large use of this material, the quantitative 
investigation of defect features still lacks. In this scenario, the 
purpose of this work is to investigate the physics of electron/hole 
trapping/detrapping mechanisms in Al2O3. Combining I-V and C-V 
measurements with a physical model we derive the energy levels of 
electron/hole traps and the location of electron/hole charge. The 
influence of electron/hole alumina traps on TANOS operations and 
reliability is investigated. 
We developed a combined I-V and C-V measurement scheme: 1) 
C-V on fresh device; 2) I-V measure performed applying a gate 
voltage VG ramp (0.1V/s) from 0 to VG,MAX; 3) C-V; 4) I-V varying 
Vg from VG,MAX to VG,MIN; 5) C-V; 6) I-V varying VG from VG,MIN to 
0. VG,MAX and VG,MIN are selected to limit the maximum current 
density to ∼100 mA/cm2 in order to prevent the dielectric breakdown. 
Devices used are large area (∼9.18E-3 cm2) n-MOS capacitors with 
TiN/Al2O3/SiO2/Si stack, manufactured using standard process. 
Alumina thicknesses are tAl=5, 10 and 15nm, with a thin (∼1 nm) 
interfacial SiOx layer at the Si interface. Thicknesses and relative 
dielectric constants of interfacial SiOx (kSiOx=5 [5]) and Al2O3 
(kAl2O3=9.15) layers are extracted from C-V measurements. Fig. 1 
shows C-V curves measured on samples with tAl=15nm. Simulations 
performed using the model in [6] reproduce accurately the 
measurements. For virgin devices, we assumed a fixed electron 
charge density ∼1012 e/cm2 at the SiOx/Al2O3 interface, attributed to 
the process. Fig. 2 shows I-V curves measured on the tAl=15nm 
capacitor. I-V characteristics show a significant hysteresis especially 
at positive VG, indicating that electron trapping occurs during the 
VG=0-16V ramp. This is confirmed also by the C-V curve measured 
after the VG=0-16V ramp, showing a positive shift of the flat-band 
voltage ΔVFB=1.6V. Negligible hysteresis is observed at negative 
VG, whereas C-V curves measured after the negative VG ramp shows 
a significant ΔVFB=-1.6V, indicating a large hole trapping in the 
SiOx/Al2O3 stack. Despite the same |ΔVFB| after positive and negative 
VG ramps, the larger I-V curve hysteresis observed with VG>0 
indicates that electron traps are much slower than hole ones. This 
result is not affected by the relative sequence of positive and negative 
I-V. We repeated the same experiment on devices with tAl=10 nm. 
Again, we found that I-V hysteresis is significant especially for 
positive VG. C-V curves measured after negative VG ramp shows a 
negative ΔVFB=-076V, confirming that hole trapping is significant. 
We investigated also samples with tAl=5nm, observing neither I-V 
hysteresis nor flat band voltage shift after both positive and negative 
VG ramp. This indicates that electron and hole trapping is negligible 
for tAl thinner than 5 nm. VFB shifts after positive and negative VG 
ramps are plotted versus tAl in the inset of Fig. 1. The ΔVFB reduction 
with decreasing tAl is due to the lower electron/hole charge trapped 
within the Al2O3 stack. Since ΔVFB is negligible for the tAl=5nm 
capacitors, we conclude that the charge trapping at the SiOx/Al2O3 
interface is not dominant. The charge is thus expected to be 
distributed across the Al2O3 volume.  
To derive the energy distribution of electron/hole traps we 
performed retention experiments after positive and negative VG 
ramps. ΔVFB curves measured during retention experiments at 
different temperatures are shown in Fig. 3. The temperature does not 
affect ΔVFB in retention, see empty symbols, suggesting that charge 
detrapping is mainly due to tunneling emission rather than thermally 
activated mechanisms. We use the model in [7] to reproduce the 
experimental data and to calculate the energy levels for defects. The 
time evolution of the trapped electron/hole charge is determined by 
solving self-consistently current continuity and Poisson equations 
including drift and diffusion mechanisms. Tunneling currents 
through bottom oxide and alumina blocking layers include 
direct/FN/modified tunneling contributions, Trap-to-Band Tunneling 
(TBT) and Trap-Assisted-Tunneling (TAT). Trapping is described 
according the SRH theory, while detrapping accounts for thermal 
emission (TE) and TBT contributions. ΔVFB simulations in Fig. 3 
performed considering unbiased samples agree very accurately with 
measurements. Noticeably, a unique set of trap parameters is 
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FIGURE 1. C-V CURVES SIMULATED (SOLID LINES) AND MEASURED ON 
FRESH DEVICE (CIRCLES), AFTER VG RAMP FROM 0V TO VG,MAX 
(TRIANGLES), AFTER VG RAMP FROM VG,MAX TO VG,MIN (SQUARE).
THE INSET SHOWS THE ΔVFB MEASURED AFTER POSITIVE AND 
NEGATIVE VG RAMPS FOR DIFFERENT ALUMINA THICKNESSESES.  
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FIGURE 2. I-V CURVES MEASURED ON  TAL=15NM CAPACITORS. 
considered independently of tAL. The energy levels for electrons are 
deeper (ET=2.0-2.6 eV) than hole ones (ET=1.6-2.2eV), 
demonstrating that electron detrapping is slower due to the higher 
tunneling barrier of trapped electrons. Simulations allow deriving 
also the location of electron and hole charge inside the Al2O3 and its 
evolution over time in retention, see Fig. 4. As expected, electrons 
trapped close to the Al2O3 interfaces escape immediately, explaining 
the lower charge found in thinner Al2O3 capacitors, i.e. trends of 
retention and I-V hysteresis measurements. 
Charge trapping in Al2O3 layer affects TANOS memory operation 
and reliability, contributing significantly to the VFB shifts in both 
retention and P conditions. Using the model in [7], we reproduce 
accurately ΔVFB evolution during program in TANOS devices, see 
Fig. 5. The charge distribution calculated after program shows a 
significant electron trapping in the alumina, see Fig. 6. This is also 
confirmed by the VFB shift observed in retention conditions, 
performed applying a large gate voltage VG=6V to accelerate the 
charge loss, see Fig. 7. The ΔVFB curve shows a double slope over 
time well reproduced by simulations, related to the presence of 
electrons trapped in the alumina layer. Thanks to the much higher 
tunneling probability, electrons in alumina traps escape much faster 
compared to electrons in the nitride, determining the double-slope VT 
curve. This behavior cannot be reproduced by simulations without 
considering electron trapping in Al2O3, see dashed line, and is more 
and more evident with increasing VG. Simulations show that electron 
trapping in the alumina can contribute up to the 15% of the total VFB 
shift. 
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FIGURE 3. IV CURVES  MEASURED (SYMBOLS) AND SIMULATED (SOLID
LINES) USING THE MODEL IN [2] ON DEVICES WITH TAL=15NM AND
TAL=10NM AFTER POSITIVE (ΔVFB>0) AND NEGATIVE (ΔVFB<0) VG
RAMPS. 
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FIGURE 4. ELECTRON CHARGE EVOLUTION DERIVED FROM RETENTION
SIMULATIONS ON DEVICES WITH 10 NM THICK  ALUMINA. 
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FIGURE 5. I-V CURVES MEASURED (SYMBOLS) ON TANOS
CAPACITORS WITH 15NM/4NM/4.5NM ALUMINA/NITRIDE/OXIDE
THICKNESSES. SIMULATIONS ARE PERFORMED TAKING INTO ACCOUNT
(SOLID LINES) AND NEGLECTING (DASHED LINES) CHARGE TRAPPING
INTO THE ALLUMINA LAYER. 
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FIGURE 6. ELECTRON CHARGE DISTRIBUTION DERIVED FROM PROGRAM
SIMULATIONS PERFROMED WITH THE MODEL IN [2] CONSIDERING A
TANOS STACK WITH 4.5/4/15 NM OXIDE/NITRIDE/ALUMINA. 
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FIGURE 7. ΔVFB MEASURED (SYMBOLS) AND SIMULATED TAKING INTO
ACOUNT (SOLID LINES) AND NEGLECTING (DASHED LINES) ELECTRON
TRAPPING IN THE ALLUMINA LAYER IN RETENTION CONDITIONS
APPLYING VG=6V TO ACCELLERATE THE CHARGE LOSS. 
